Efficient multistage implementation of rational sampling rate converter - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Nobuaki Takahashi, Daisuke Takago, Shuitsu Matsumura, Tsuyoshi Takebe. Efficient multistage implementation of rational sampling rate converter. In 21st European Conference on Circuit Theory and Design, ECCTD 2013, Dresden, Germany, September 8-12, 2013. pages 1-4, IEEE, 2013. [doi]

This author has not been identified. Look up 'Nobuaki Takahashi' in GoogleThis author has not been identified. Look up 'Daisuke Takago' in GoogleThis author has not been identified. Look up 'Shuitsu Matsumura' in GoogleThis author has not been identified. Look up 'Tsuyoshi Takebe' in Google

runs on WebDSL