A maximum time difference pipelined arithmetic unit based on CMOS gate array

Zhimin Tang, Peisu Xia. A maximum time difference pipelined arithmetic unit based on CMOS gate array. J. Comput. Sci. Technol., 10(2):97-103, 1995. [doi]

Authors

Zhimin Tang

This author has not been identified. Look up 'Zhimin Tang' in Google

Peisu Xia

This author has not been identified. Look up 'Peisu Xia' in Google