A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application - researchr publication related

researchr

You are not signed in
Sign in
Sign up

Xuan-Tu Tran, Yvain Thonnart, Jean Durupt, Vincent Beroulle, Chantal Robach. A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application. In Second International Symposium on Networks-on-Chips, NOCS 2008, 5-6 April 2008, Newcastle University, UK. Proceedings. pages 149-158, IEEE Computer Society, 2008. [doi]

The following publications are possibly variants of this publication:

Design-for-test approach of an asynchronous network-on-chip architecture and its associated test pattern generation and applicationXuan-Tu Tran, Yvain Thonnart, Jean Durupt, Vincent Beroulle, Chantal Robach. iet-cdt, 3(5):487-500, 2009. [doi]

runs on WebDSL