Multi-bit sigma-delta TDC architecture with self-calibration

Satoshi Uemori, Masamichi Ishii, Haruo Kobayashi, Yuta Doi, Osamu Kobayashi, Tatsuji Matsuura, Kiichi Niitsu, Yuta Arakawa, Daiki Hirabayashi, Yuji Yano, Tatsuhiro Gake, Nobukazu Takai, Takahiro J. Yamaguchi. Multi-bit sigma-delta TDC architecture with self-calibration. In 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012, Kaohsiung, Taiwan, December 2-5, 2012. pages 671-674, IEEE, 2012. [doi]

Authors

Satoshi Uemori

This author has not been identified. Look up 'Satoshi Uemori' in Google

Masamichi Ishii

This author has not been identified. Look up 'Masamichi Ishii' in Google

Haruo Kobayashi

This author has not been identified. Look up 'Haruo Kobayashi' in Google

Yuta Doi

This author has not been identified. Look up 'Yuta Doi' in Google

Osamu Kobayashi

This author has not been identified. Look up 'Osamu Kobayashi' in Google

Tatsuji Matsuura

This author has not been identified. Look up 'Tatsuji Matsuura' in Google

Kiichi Niitsu

This author has not been identified. Look up 'Kiichi Niitsu' in Google

Yuta Arakawa

This author has not been identified. Look up 'Yuta Arakawa' in Google

Daiki Hirabayashi

This author has not been identified. Look up 'Daiki Hirabayashi' in Google

Yuji Yano

This author has not been identified. Look up 'Yuji Yano' in Google

Tatsuhiro Gake

This author has not been identified. Look up 'Tatsuhiro Gake' in Google

Nobukazu Takai

This author has not been identified. Look up 'Nobukazu Takai' in Google

Takahiro J. Yamaguchi

This author has not been identified. Look up 'Takahiro J. Yamaguchi' in Google