Introducing kernel-level page reuse for high performance computing

Sébastien Valat, Marc Pérache, William Jalby. Introducing kernel-level page reuse for high performance computing. In Proceedings of the ACM SIGPLAN Workshop on Memory Systems Performance and Correctness, June, 21, 2013, Seattle, Washington, Co-located with PLDI 2013. pages 3, ACM, 2013. [doi]

Authors

Sébastien Valat

This author has not been identified. Look up 'Sébastien Valat' in Google

Marc Pérache

This author has not been identified. Look up 'Marc Pérache' in Google

William Jalby

This author has not been identified. Look up 'William Jalby' in Google