A Low-Cost Parallel Scalable FPGA Architecture for Regular and Irregular LDPC Decoding

François Verdier, David Declercq. A Low-Cost Parallel Scalable FPGA Architecture for Regular and Irregular LDPC Decoding. IEEE Transactions on Communications, 54(7):1215-1223, 2006. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.