Fast HUB Floating-Point Adder for FPGA

Julio Villalba, Javier Hormigo, Sonia Gonzalez-Navarro. Fast HUB Floating-Point Adder for FPGA. IEEE Trans. on Circuits and Systems, 66-II(6):1028-1032, 2019. [doi]

Authors

Julio Villalba

This author has not been identified. Look up 'Julio Villalba' in Google

Javier Hormigo

This author has not been identified. Look up 'Javier Hormigo' in Google

Sonia Gonzalez-Navarro

This author has not been identified. Look up 'Sonia Gonzalez-Navarro' in Google