A Single-Ended 28-nm CMOS 6T SRAM Design with Read-assist Path and PDP Reduction Circuitry

Chua-Chin Wang, Zong-You Hou, Deng-Shian Wang, Chia-Lung Hsieh. A Single-Ended 28-nm CMOS 6T SRAM Design with Read-assist Path and PDP Reduction Circuitry. Journal of Circuits, Systems, and Computers, 29(6), 2020. [doi]

Authors

Chua-Chin Wang

This author has not been identified. Look up 'Chua-Chin Wang' in Google

Zong-You Hou

This author has not been identified. Look up 'Zong-You Hou' in Google

Deng-Shian Wang

This author has not been identified. Look up 'Deng-Shian Wang' in Google

Chia-Lung Hsieh

This author has not been identified. Look up 'Chia-Lung Hsieh' in Google