Parallel Stateful Logic in RRAM: Theoretical Analysis and Arithmetic Design

Feng Wang, Guojie Luo, Guangyu Sun 0003, Jiaxi Zhang, Peng Huang, JinFeng Kang. Parallel Stateful Logic in RRAM: Theoretical Analysis and Arithmetic Design. In 30th IEEE International Conference on Application-specific Systems, Architectures and Processors, ASAP 2019, New York, NY, USA, July 15-17, 2019. pages 157-164, IEEE, 2019. [doi]

Authors

Feng Wang

This author has not been identified. Look up 'Feng Wang' in Google

Guojie Luo

Identified as Guojie Luo

Guangyu Sun 0003

This author has not been identified. Look up 'Guangyu Sun 0003' in Google

Jiaxi Zhang

This author has not been identified. Look up 'Jiaxi Zhang' in Google

Peng Huang

This author has not been identified. Look up 'Peng Huang' in Google

JinFeng Kang

This author has not been identified. Look up 'JinFeng Kang' in Google