The following publications are possibly variants of this publication:
- Architecture Design of QPP Interleaver for Parallel Turbo DecodingShuenn Gi Lee, Chung-Hsuan Wang, Wern-Ho Sheen. vtc 2010: 1-5 [doi]
- Design of QPP Interleavers for the Parallel Turbo Decoding ArchitectureJian Wang, Kangli Zhang, Harald Kröll, Jibo Wei. tcas, 63-I(2):288-299, 2016. [doi]
- Reducing Interconnect Complexity for Efficient Path Metric Memory Management in Viterbi DecodersMing-Der Shieh, Tai-Ping Wang, Chien-Ming Wu. ieicet, 91-D(9):2300-2311, 2008. [doi]
- On the performance of LDPC and turbo decoder architectures with unreliable memoriesJoão Andrade, Aida Vosoughi, Guohui Wang, Georgios Karakonstantis, Andreas Burg, Gabriel Falcão, Vítor Manuel Mendes da Silva, Joseph R. Cavallaro. acssc 2014: 542-547 [doi]