An FPGA-Based Hardware Accelerator for Real-Time Block-Matching and 3D Filtering

Dong Wang, Jia Xu, Ke Xu. An FPGA-Based Hardware Accelerator for Real-Time Block-Matching and 3D Filtering. IEEE Access, 8:121987-121998, 2020. [doi]

Authors

Dong Wang

This author has not been identified. Look up 'Dong Wang' in Google

Jia Xu

This author has not been identified. Look up 'Jia Xu' in Google

Ke Xu

This author has not been identified. Look up 'Ke Xu' in Google