An implementation methodology for Neural Network on a Low-end FPGA Board

Kaijie Wei, Koki Honda, Hideharu Amano. An implementation methodology for Neural Network on a Low-end FPGA Board. In Eighth International Symposium on Computing and Networking, CANDAR 2020, Naha, Japan, November 24-27, 2020. pages 228-234, IEEE, 2020. [doi]

Authors

Kaijie Wei

This author has not been identified. Look up 'Kaijie Wei' in Google

Koki Honda

This author has not been identified. Look up 'Koki Honda' in Google

Hideharu Amano

This author has not been identified. Look up 'Hideharu Amano' in Google