Trio: A Triple Class On-chip Network Design for Efficient Multicore Processors

Thomas Canhao Xu, Ville Leppänen, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen. Trio: A Triple Class On-chip Network Design for Efficient Multicore Processors. In 17th IEEE International Conference on High Performance Computing and Communications, HPCC 2015, 7th IEEE International Symposium on Cyberspace Safety and Security, CSS 2015, and 12th IEEE International Conference on Embedded Software and Systems, ICESS 2015, New York, NY, USA, August 24-26, 2015. pages 951-956, IEEE, 2015. [doi]

Authors

Thomas Canhao Xu

This author has not been identified. Look up 'Thomas Canhao Xu' in Google

Ville Leppänen

This author has not been identified. Look up 'Ville Leppänen' in Google

Pasi Liljeberg

This author has not been identified. Look up 'Pasi Liljeberg' in Google

Juha Plosila

This author has not been identified. Look up 'Juha Plosila' in Google

Hannu Tenhunen

This author has not been identified. Look up 'Hannu Tenhunen' in Google