A High Performance Hardware Architecture for an SAD Reuse based Hierarchical Motion Estimation Algorithm for H.264 Video Coding

Sinan Yalcin, Hasan F. Ates, Ilker Hamzaoglu. A High Performance Hardware Architecture for an SAD Reuse based Hierarchical Motion Estimation Algorithm for H.264 Video Coding. In Tero Rissa, Steven J. E. Wilton, Philip Heng Wai Leong, editors, Proceedings of the 2005 International Conference on Field Programmable Logic and Applications (FPL), Tampere, Finland, August 24-26, 2005. pages 509-514, IEEE, 2005.

Authors

Sinan Yalcin

This author has not been identified. Look up 'Sinan Yalcin' in Google

Hasan F. Ates

This author has not been identified. Look up 'Hasan F. Ates' in Google

Ilker Hamzaoglu

This author has not been identified. Look up 'Ilker Hamzaoglu' in Google