FPGA-based Annealing Processor for Ising Model

Chihiro Yoshimura, Masato Hayashi, Takuya Okuyama, Masanao Yamaoka. FPGA-based Annealing Processor for Ising Model. In Fourth International Symposium on Computing and Networking, CANDAR 2016, Hiroshima, Japan, November 22-25, 2016. pages 436-442, IEEE, 2016. [doi]

Authors

Chihiro Yoshimura

This author has not been identified. Look up 'Chihiro Yoshimura' in Google

Masato Hayashi

This author has not been identified. Look up 'Masato Hayashi' in Google

Takuya Okuyama

This author has not been identified. Look up 'Takuya Okuyama' in Google

Masanao Yamaoka

This author has not been identified. Look up 'Masanao Yamaoka' in Google