Retiming for Sequential Circuits with a Specified Initial State and Its Application to Testability Enhancement

Hiroyuki Yotsuyanagi, Seiji Kajihara, Kozo Kinoshita. Retiming for Sequential Circuits with a Specified Initial State and Its Application to Testability Enhancement. IEICE Transactions, 78-D(7):861-867, 1995. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.