An Accelerator-based Architecture Utilizing an Efficient Memory Link for Modern Computational Requirements

Saba Yousefzadeh, Katayoon Basharkhah, Nooshin Nosrati, Rezgar Sadeghi, Jaan Raik, Maksim Jenihhin, Zainalabedin Navabi. An Accelerator-based Architecture Utilizing an Efficient Memory Link for Modern Computational Requirements. In 2019 IEEE East-West Design & Test Symposium, EWDTS 2019, Batumi, Georgia, September 13-16, 2019. pages 1-6, IEEE, 2019. [doi]

Authors

Saba Yousefzadeh

This author has not been identified. Look up 'Saba Yousefzadeh' in Google

Katayoon Basharkhah

This author has not been identified. Look up 'Katayoon Basharkhah' in Google

Nooshin Nosrati

This author has not been identified. Look up 'Nooshin Nosrati' in Google

Rezgar Sadeghi

This author has not been identified. Look up 'Rezgar Sadeghi' in Google

Jaan Raik

This author has not been identified. Look up 'Jaan Raik' in Google

Maksim Jenihhin

This author has not been identified. Look up 'Maksim Jenihhin' in Google

Zainalabedin Navabi

This author has not been identified. Look up 'Zainalabedin Navabi' in Google