DC-50 GHz low loss switch matrix design in high resistivity trap-rich SOI

Bo Yu, Kaixue Ma, Fanyi Meng, Bharatha Kumar Thangarasu, Kiat Seng Yeo. DC-50 GHz low loss switch matrix design in high resistivity trap-rich SOI. In International Symposium on Integrated Circuits, ISIC 2016, Singapore, December 12-14, 2016. pages 1-3, IEEE, 2016. [doi]

Authors

Bo Yu

This author has not been identified. Look up 'Bo Yu' in Google

Kaixue Ma

This author has not been identified. Look up 'Kaixue Ma' in Google

Fanyi Meng

This author has not been identified. Look up 'Fanyi Meng' in Google

Bharatha Kumar Thangarasu

This author has not been identified. Look up 'Bharatha Kumar Thangarasu' in Google

Kiat Seng Yeo

This author has not been identified. Look up 'Kiat Seng Yeo' in Google