The following publications are possibly variants of this publication:
- Minimizing bank selection instructions for partitioned memory architectureBernhard Scholz, Bernd Burgstaller, Jingling Xue. cases 2006: 201-211 [doi]
- Design optimization and space minimization considering timing and code size via retiming and unfoldingQingfeng Zhuge, Chun Xue, Zili Shao, Meilin Liu, Meikang Qiu, Edwin Hsing-Mean Sha. mam, 30(4):173-183, 2006. [doi]
- Timing optimization via nest-loop pipelining considering code sizeQingfeng Zhuge, Chun Jason Xue, Meikang Qiu, Jingtong Hu, Edwin Hsing-Mean Sha. mam, 32(7):351-363, 2008. [doi]
- Analysis and approximation for bank selection instruction minimization on partitioned memory architectureMinming Li, Chun Jason Xue, Tiantian Liu, Yingchao Zhao. lctrts 2010: 1-8 [doi]
- Analysis and approximation for bank selection instruction minimization on partitioned memory architectureMinming Li, Tiantian Liu, Chun Jason Xue, Yingchao Zhao. jco, 23(2):274-291, 2012. [doi]