The following publications are possibly variants of this publication:
- Time-memory Trade-offs for Saber+ on Memory-constrained RISC-VJipeng Zhang, Junhao Huang, Zhe Liu 0001, Sujoy Sinha Roy. iacr, 2021:1552, 2021. [doi]
- Memory-Latency-Accuracy Trade-Offs for Continual Learning on a RISC-V Extreme-Edge NodeLeonardo Ravaglia, Manuele Rusci, Alessandro Capotondi, Francesco Conti 0001, Lorenzo Pellegrini, Vincenzo Lomonaco 0001, Davide Maltoni, Luca Benini. sips 2020: 1-6 [doi]
- NvMISC: Toward an FPGA-Based Emulation Platform for RISC-V and Nonvolatile MemoriesYuankang Zhao, Salim Ullah, Siva Satyendra Sahoo, Akash Kumar 0001. esl, 15(4):170-173, December 2023. [doi]