A clock-based dynamic logic for the verification of CCSL specifications in synchronous systems

Yuanrui Zhang, Hengyang Wu, Yixiang Chen, Frédéric Mallet. A clock-based dynamic logic for the verification of CCSL specifications in synchronous systems. Science of Computer Programming, 203:102591, 2021. [doi]

Authors

Yuanrui Zhang

This author has not been identified. Look up 'Yuanrui Zhang' in Google

Hengyang Wu

This author has not been identified. Look up 'Hengyang Wu' in Google

Yixiang Chen

This author has not been identified. Look up 'Yixiang Chen' in Google

Frédéric Mallet

This author has not been identified. Look up 'Frédéric Mallet' in Google