Design space exploration of multiple loops on FPGAs using high level synthesis - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Guanwen Zhong, Vanchinathan Venkataramani, Yun Liang, Tulika Mitra, Smaïl Niar. Design space exploration of multiple loops on FPGAs using high level synthesis. In 32nd IEEE International Conference on Computer Design, ICCD 2014, Seoul, South Korea, October 19-22, 2014. pages 456-463, IEEE, 2014. [doi]

This author has not been identified. Look up 'Guanwen Zhong' in GoogleThis author has not been identified. Look up 'Vanchinathan Venkataramani' in GoogleThis author has not been identified. Look up 'Yun Liang' in GoogleThis author has not been identified. Look up 'Tulika Mitra' in GoogleThis author has not been identified. Look up 'Smaïl Niar' in Google

runs on WebDSL