Jörg Beichter. Architektur eines programmierbaren neuronalen Signalprozessors in VLSI CMOS-Technologie zur Simulation komplexer künstlicher neuronaler Netze. PhD thesis, Technical University of Berlin, Germany, 1995. [doi]
No references recorded for this publication.
No citations of this publication recorded.