Chuan Shan. Distributed clock generator for globally and locally synchronous chips with a large size. (Générateur distribué d'horloge pour puces globalement et localement synchrones de grande taille). PhD thesis, Pierre and Marie Curie University, Paris, France, 2014. [doi]
No references recorded for this publication.
No citations of this publication recorded.