Understanding, modeling, and mitigating system-level ESD in integrated circuits

Robert Mertens. Understanding, modeling, and mitigating system-level ESD in integrated circuits. PhD thesis, University of Illinois Urbana-Champaign, USA, 2015. [doi]

No reviews for this publication, yet.