Chatchawit Aporntewan - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 12 from 12

2016

Indexing Simple Graphs by Means of the Resistance DistanceChatchawit Aporntewan, Prabhas Chongstitvatana, Nachol Chaiyaratana. access, 4:5570-5578, 2016. [doi]

2015

New feature selection for gene expression classification based on degree of class overlap in principal dimensionsSomsak Rakkeitwinai, Chidchanok Lursinsap, Chatchawit Aporntewan, Apiwat Mutirangura. cbm, 64:292-298, 2015. [doi]

2012

Small Ancestry Informative Marker panels for complete classification between the original four HapMap populationsDamrongrit Setsirichok, Theera Piroonratana, Anunchai Assawamakin, Touchpong Usavanarong, Chanin Limwongse, Waranyu Wongseree, Chatchawit Aporntewan, Nachol Chaiyaratana. ijdmb, 6(6):651-674, 2012. [doi]

2010

Mining LINE-1 Characteristics That Mediate Gene ExpressionNaruemon Pratanwanich, Apiwat Mutirangura, Chatchawit Aporntewan. csbio 2010: 83-93 [doi]

2007

Building-block Identification by Simultaneity MatrixChatchawit Aporntewan, Prabhas Chongstitvatana. soco, 11(6):541-548, 2007. [doi]

2005

A quantitative approach for validating the building-block hypothesisChatchawit Aporntewan, Prabhas Chongstitvatana. cec 2005: 1403-1409 [doi]

2004

Simultaneity Matrix for Solving Hierarchically Decomposable FunctionsChatchawit Aporntewan, Prabhas Chongstitvatana. gecco 2004: 877-888 [doi]

Chi-Square Matrix: An Approach for Building-Block IdentificationChatchawit Aporntewan, Prabhas Chongstitvatana. asian 2004: 63-77 [doi]

2003

Building-Block Identification by Simultaneity MatrixChatchawit Aporntewan, Prabhas Chongstitvatana. gecco 2003: 1566-1567 [doi]

2001

A hardware implementation of the Compact Genetic AlgorithmChatchawit Aporntewan, Prabhas Chongstitvatana. cec 2001: 624-629 [doi]

1999

Improving Correctness of Finite-State Machine Synthesis from Multiple Partial Input/Output SequencesPrabhas Chongstitvatana, Chatchawit Aporntewan. eh 1999: 262 [doi]

1998

Synthesis of Synchronous Sequential Logic Circuits from Partial Input/Output SequencesChaiyasit Manovit, Chatchawit Aporntewan, Prabhas Chongstitvatana. ices 1998: 98-105 [doi]

Sign in or sign up to see more results.

runs on WebDSL