- Keizo Hiraga, Kenshu Seto, Kazuhiro Bessho, Masahiro Iida. Proposal for Non-Volatilization of Logic Cell Architecture for eFPGA IP. IPSJ T. on System LSI Design Methodology, 18(0):36-38, 2025.
- Tohru Ishihara. Message from the Editor-in-Chief. IPSJ T. on System LSI Design Methodology, 18(0):1, 2025.
- Masayuki Shimoda, Atsushi Takahashi 0001. Gridless Gap Channel Routing to Minimize Wirelength. IPSJ T. on System LSI Design Methodology, 18(0):2-9, 2025.
- Mitsuru Hasegawa, Taiki Matsuzaki, Kunihiro Fujiyoshi. Polygon Fracture Method Considering Maximum Shot Size for Variable Shaped-beam Mask Writing. IPSJ T. on System LSI Design Methodology, 18(0):28-35, 2025.
- Ryotaro Ohara, Masaya Kabuto, Atsushi Fukunaga, Masakazu Taichi, Yuto Yasuda, Riku Hamabe, Shintaro Izumi, Hiroshi Kawaguchi 0001. 1W8R 20T SRAM Codebook for 20% Energy Reduction in Mixed-precision Deep-learning Inference Processor System. IPSJ T. on System LSI Design Methodology, 18(0):19-27, 2025.
- Kenshu Seto. Scalar Replacement in the Presence of Multiple Write Accesses with Non-constant Reuse Distances. IPSJ T. on System LSI Design Methodology, 18(0):10-18, 2025.
- Shota Nakabeppu, Nobuyuki Yamasaki. A Learning-based Control Scheme for MTJ-based Non-volatile Flip-Flops. IPSJ T. on System LSI Design Methodology, 17:16-35, 2024.
- Yuncheng Zhang, Kenichi Okada. Design of Synthesizable Digital Phase Locked Loops. IPSJ T. on System LSI Design Methodology, 17:44-54, 2024.
- Ryotaro Ohara, Atsushi Fukunaga, Masakazu Taichi, Masaya Kabuto, Riku Hamabe, Masato Ikegawa, Shintaro Izumi, Hiroshi Kawaguchi 0001. A Case Study for Improving Performances of Deep-Learning Processor with MRAM. IPSJ T. on System LSI Design Methodology, 17:7-15, 2024.
- Tadahiro Kuroda. Slashing IC Power and Democratizing IC Access for the Digital Age. IPSJ T. on System LSI Design Methodology, 17:2-6, 2024.