0 | -- | 0 | Xiaokun Yang, Wujie Wen, Ming Fan. Improving AES Core Performance via an Advanced ASBUS Protocol |
0 | -- | 0 | Seyedhamidreza Motaman, Swaroop Ghosh, Jaydeep Kulkarni. Impact of Process Variation on Self-Reference Sensing Scheme and Adaptive Current Modulation for Robust STTRAM Sensing |
0 | -- | 0 | Paolo Grani, Sandro Bartolini. Scalable Path-Setup Scheme for All-Optical Dynamic Circuit Switched NoCs in Cache Coherent CMPs |
0 | -- | 0 | Kenneth O'Neal, Daniel T. Grissom, Philip Brisk. Resource-Constrained Scheduling for Digital Microfluidic Biochips |
0 | -- | 0 | Bohua Li, Yukui Pei, Wujie Wen. Efficient LDPC Code Design for Combating Asymmetric Errors in STT-RAM |
0 | -- | 0 | Yu Liu, Yingyezhe Jin, Peng Li. Online Adaptation and Energy Minimization for Hardware Recurrent Spiking Neural Networks |
0 | -- | 0 | Mohammad Hossein Hajkazemi, Mohammad Khavari Tavana, Tinoosh Mohsenin, Houman Homayoun. Heterogeneous HMC+DDRx Memory Management for Performance-Temperature Tradeoffs |
0 | -- | 0 | Ye Yu, Niraj K. Jha. Statistical Optimization of FinFET Processor Architectures under PVT Variations Using Dual Device-Type Assignment |
0 | -- | 0 | Sukanta Bhattacharjee, Debasis Mitra 0002, Bhargab B. Bhattacharya. Robust In-Field Testing of Digital Microfluidic Biochips |
0 | -- | 0 | Vincenzo Catania, Andrea Mineo, Salvatore Monteleone, Maurizio Palesi, Davide Patti. Improving Energy Efficiency in Wireless Network-on-Chip Architectures |
0 | -- | 0 | Neel Gala, Sarada Krithivasan, Wei-Yu Tsai, Xueqing Li, Vijaykrishnan Narayanan, V. Kamakoti. An Accuracy Tunable Non-Boolean Co-Processor Using Coupled Nano-Oscillators |
0 | -- | 0 | Andre van Rynbach, Muhammad Ahsan, Jungsang Kim. A Quantum Computing Performance Simulator Based on Circuit Failure Probability and Fault Path Counting |
0 | -- | 0 | Mesbah Uddin, Md. Badruddoja Majumder, Karsten Beckmann, Harika Manem, Zahiruddin Alamgir, Nathaniel C. Cady, Garrett S. Rose. Design Considerations for Memristive Crossbar Physical Unclonable Functions |