- Chen Wang 0130, Xiaonan Xing, Seyed Mojtaba Sadati Faramarzi, Aris Siskos, Qiuyang Lin, Yannick Baines, Chutham Sawigun, Mauricio Velazquez Lopez, Florian De Roose, Jan Genoe, Nikolas P. Papadopoulos, Kris Myny. A High-Gain, Low-Voltage Operational Amplifier With Bias-Stress and PVT Robustness for Large-Area Temperature Sensing on LTPS Substrates. IEEE Open J. Circuits Syst., 7:230-242, 2026.
- Muhammad Arham Sohail, Baley Heyntsen, Sohail Safdar, Simon Y. Foo, Muhammad Awais Bin Altaf. A 1.0 V, 5.36-μW Single-Lead ECG SoC With Chopper-Stabilized AFE, Event-Driven OvA LSVM, and PACER On-Chip False-Alarm Suppression. IEEE Open J. Circuits Syst., 7:404-417, 2026.
- Meysam Akbari, Zahra Hashemi, Erika Covi, Kea-Tiong Tang. A High Gain Operational Amplifier With Dual-Tail Source Architecture for Fast Slewing. IEEE Open J. Circuits Syst., 7:11-20, 2026.
- Yi-Fu Chen, Bo-Ray Chen, Yun-Yin Kuo, Philex Ming-Yan Fan. A Piecewise Linear Model of Loss Estimation for Switched-Inductor Power Management Integrated Circuits. IEEE Open J. Circuits Syst., 7:319-329, 2026.
- Arnab Kumar Biswas. An IEEE-754 FP32 Marsaglia-Polar Gaussian RNG on FPGA With AES-CTR Uniform Feeder. IEEE Open J. Circuits Syst., 7:418-433, 2026.
- Juliano B. Lima, Daniel Panario, José R. de Oliveira Neto. Pseudo-Chebyshev Functions Over Finite Fields. IEEE Open J. Circuits Syst., 7:282-295, 2026.
- Chih-Man Chang, Kea-Tiong Tang. A PPWM-Based CMOS Wireless Power Charger With Active Bias-Clamp Cascode Biasing and Load-Adaptive Rectifier Sizing. IEEE Open J. Circuits Syst., 7:132-143, 2026.
- Javad Gorji, Luis A. Camuñas-Mesa, Shanthi Pavan, José M. de la Rosa 0001. A GHz-Range Single-Bit Bandpass Delta-Sigma Modulator With FIR-DACs Achieving 64-dB SNDR Over 20-MHz Bandwidth. IEEE Open J. Circuits Syst., 7:341-352, 2026.
- Alireza Akbarpour Bazargani, Hossein Shakiba, David A. Johns. A Ping-Pong Integrating FFE for Wireline SerDes Applications. IEEE Open J. Circuits Syst., 7:308-318, 2026.
- Zeyuan Li, Wenyi Yan, Lu Gan 0002, Guoquan Li 0001, Hongqing Liu 0002. An FPGA-Calibrated Modulo ADC for High-Dynamic-Range Signal Acquisition. IEEE Open J. Circuits Syst., 7:296-307, 2026.