| 33 | -- | 0 | Subhasis Das, Tor M. Aamodt, William J. Dally. Reuse Distance-Based Probabilistic Cache Replacement |
| 34 | -- | 0 | Etem Deniz, Alper Sen 0001. MINIME-GPU: Multicore Benchmark Synthesizer for GPUs |
| 35 | -- | 0 | Li Tan, Zizhong Chen, Shuaiwen Leon Song. Scalable Energy Efficiency with Resilience for High Performance Computing Systems: A Quantitative Methodology |
| 36 | -- | 0 | Kishore Kumar Pusukuri, Rajiv Gupta, Laxmi N. Bhuyan. Tumbler: An Effective Load-Balancing Technique for Multi-CPU Multicore Systems |
| 37 | -- | 0 | Erik Tomusk, Christophe Dubach, Michael F. P. O'Boyle. Four Metrics to Evaluate Heterogeneous Multicores |
| 38 | -- | 0 | Morteza Hoseinzadeh, Mohammad Arjomand, Hamid Sarbazi-Azad. SPCM: The Striped Phase Change Memory |
| 39 | -- | 0 | Chuntao Jiang, Zhibin Yu, Lieven Eeckhout, Hai Jin, Xiaofei Liao, Cheng-Zhong Xu. Two-Level Hybrid Sampled Simulation of Multithreaded Applications |
| 40 | -- | 0 | Sandeep D'Souza, Soumya J., Santanu Chattopadhyay. Integrated Mapping and Synthesis Techniques for Network-on-Chip Topologies with Express Channels |
| 41 | -- | 0 | Dimitrios Chasapis, Marc Casas, Miquel Moretó, Raul Vidal, Eduard Ayguadé, Jesús Labarta, Mateo Valero. PARSECSs: Evaluating the Impact of Task Parallelism in the PARSEC Benchmark Suite |
| 42 | -- | 0 | Francisco Gaspar, Luís Taniça, Pedro Tomás, Aleksandar Ilic, Leonel Sousa. A Framework for Application-Guided Task Management on Heterogeneous Embedded Systems |
| 43 | -- | 0 | Ehsan K. Ardestani, Rafael Trapani Possignolo, José Luis Briz, Jose Renau. Managing Mismatches in Voltage Stacking with CoreUnfolding |
| 44 | -- | 0 | Prashant J. Nair, David A. Roberts, Moinuddin K. Qureshi. FaultSim: A Fast, Configurable Memory-Reliability Simulator for Conventional and 3D-Stacked Systems |
| 45 | -- | 0 | Byeongcheol Lee. Adaptive Correction of Sampling Bias in Dynamic Call Graphs |
| 46 | -- | 0 | Andrew J. McPherson, Vijay Nagarajan, Susmit Sarkar, Marcelo Cintra. Fence Placement for Legacy Data-Race-Free Programs via Synchronization Read Detection |
| 47 | -- | 0 | Ding-Yong Hong, Chun-Chen Hsu, Cheng-Yi Chou, Wei-Chung Hsu, Pangfeng Liu, Jan-Jan Wu. Optimizing Control Transfer and Memory Virtualization in Full System Emulators |
| 48 | -- | 0 | Aravind Sukumaran-Rajam, Philippe Clauss. The Polyhedral Model of Nonlinear Loops |
| 49 | -- | 0 | Prashant J. Nair, David A. Roberts, Moinuddin K. Qureshi. Citadel: Efficiently Protecting Stacked Memory from TSV and Large Granularity Failures |
| 50 | -- | 0 | Andrew Anderson, Avinash Malik, David Gregg. Automatic Vectorization of Interleaved Data Revisited |
| 51 | -- | 0 | Lihang Zhao, Lizhong Chen, Woojin Choi, Jeffrey T. Draper. A Filtering Mechanism to Reduce Network Bandwidth Utilization of Transaction Execution |
| 52 | -- | 0 | Olivier Serres, Abdullah Kayi, Ahmad Anbar, Tarek A. El-Ghazawi. Enabling PGAS Productivity with Hardware Support for Shared Address Mapping: A UPC Case Study |
| 53 | -- | 0 | Riccardo Cattaneo, Giuseppe Natale, Carlo Sicignano, Donatella Sciuto, Marco Domenico Santambrogio. On How to Accelerate Iterative Stencil Loops: A Scalable Streaming-Based Approach |
| 54 | -- | 0 | Unnikrishnan C., Rupesh Nasre, Y. N. Srikant. Falcon: A Graph Manipulation Language for Heterogeneous Systems |
| 55 | -- | 0 | Rajshekar Kalayappan, Smruti R. Sarangi. FluidCheck: A Redundant Threading-Based Approach for Reliable Execution in Manycore Processors |
| 56 | -- | 0 | Jesse Elwell, Ryan Riley, Nael B. Abu-Ghazaleh, Dmitry V. Ponomarev, Iliano Cervesato. Rethinking Memory Permissions for Protection Against Cross-Layer Attacks |
| 57 | -- | 0 | Amir Morad, Leonid Yavits, Shahar Kvatinsky, Ran Ginosar. Resistive GP-SIMD Processing-In-Memory |
| 58 | -- | 0 | Yaohua Wang, Dong Wang, Shuming Chen, Zonglin Liu, Shenggang Chen, Xiaowen Chen, Xu Zhou. Iteration Interleaving-Based SIMD Lane Partition |
| 59 | -- | 0 | Tomi Äijö, Pekka Jääskeläinen, Tapio Elomaa, Heikki Kultala, Jarmo Takala. Integer Linear Programming-Based Scheduling for Transport Triggered Architectures |
| 60 | -- | 0 | Qixiao Liu, Miquel Moretó, Jaume Abella, Francisco J. Cazorla, Daniel A. Jiménez, Mateo Valero. Sensible Energy Accounting with Abstract Metering for Multicore Systems |
| 61 | -- | 0 | Miao Zhou, Yu Du, Bruce R. Childers, Daniel Mossé, Rami G. Melhem. Symmetry-Agnostic Coordinated Management of the Memory Hierarchy in Multicore Systems |
| 62 | -- | 0 | Amir Yazdanbakhsh, Gennady Pekhimenko, Bradley Thwaites, Hadi Esmaeilzadeh, Onur Mutlu, Todd C. Mowry. RFVP: Rollback-Free Value Prediction with Safe-to-Approximate Loads |
| 63 | -- | 0 | Donghyuk Lee, Saugata Ghose, Gennady Pekhimenko, Samira Manabi Khan, Onur Mutlu. Simultaneous Multi-Layer Access: Improving 3D-Stacked Memory Bandwidth at Low Cost |
| 64 | -- | 0 | Yeoul Na, Seon Wook Kim, Youngsun Han. JavaScript Parallelizing Compiler for Exploiting Parallelism from Data-Parallel HTML5 Applications |
| 65 | -- | 0 | Hiroyuki Usui, Lavanya Subramanian, Kevin Kai-Wei Chang, Onur Mutlu. DASH: Deadline-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators |
| 66 | -- | 0 | Morteza Mohajjel Kafshdooz, Mohammadkazem Taram, Sepehr Assadi, Alireza Ejlali. A Compile-Time Optimization Method for WCET Reduction in Real-Time Embedded Systems through Block Formation |