- Ryota Miyagi, Ryota Yasudo, Kentaro Sano, Hideki Takase. A Scalable Accelerator for Local Score Computation of Structure Learning in Bayesian Networks. TRETS, 18(1), 2025.
- Chenfeng Zhao, Clayton J. Faber, Roger D. Chamberlain, Xuan Zhang 0001. HLPerf: Demystifying the Performance of HLS-based Graph Neural Networks with Dataflow Architectures. TRETS, 18(1), 2025.
- Ahmed F. AbouElhamayed, Angela Cui, Javier Fernández-Marqués, Nicholas D. Lane, Mohamed S. Abdelfattah. PQA: Exploring the Potential of Product Quantization in DNN Hardware Acceleration. TRETS, 18(1), 2025.
- Daniel Hutchings, Adam Taylor, Jeffrey Goeders. Toward FPGA Intellectual Property Encryption from Netlist to Bitstream. TRETS, 18(1), 2025.
- Aggelos Ferikoglou, Andreas Kosmas Kakolyris, Dimosthenis Masouros, Dimitrios Soudris, Sotirios Xydis. CollectiveHLS: A Collaborative Approach to High-Level Synthesis Design Optimization. TRETS, 18(1), 2025.
- Jiajun Wu 0006, Mo Song, Jingmin Zhao, Yizhao Gao, Jia Li, Hayden Kwok-Hay So. TATAA: Programmable Mixed-Precision Transformer Acceleration with a Transformable Arithmetic Architecture. TRETS, 18(1), 2025.
- Sajjad Tamimi, Arthur Bernhardt, Florian Stock, Ilia Petrov 0001, Andreas Koch 0001. DANSEN: Database Acceleration on Native Computational Storage by Exploiting NDP. TRETS, 18(1), 2025.
- Hongzheng Chen, Jiahao Zhang, Yixiao Du, Shaojie Xiang, Zichao Yue, Niansong Zhang, Yaohui Cai, Zhiru Zhang. Understanding the Potential of FPGA-based Spatial Acceleration for Large Language Model Inference. TRETS, 18(1), 2025.
- Matthias Nickel, Diana Göhringer. A Survey on Architectures, Hardware Acceleration and Challenges for In-Network Computing. TRETS, 18(1), 2025.
- Nicolai Fiege, Peter Zipf. Fantastic Circuits and Where to Find Them - A Holistic ILP Formulation for Model-Based Hardware Design. TRETS, 18(1), 2025.