A low-power logic optimization methodology based on a fast power-driven mapping

Sumit Roy 0003, Harm Arts, Prithviraj Banerjee. A low-power logic optimization methodology based on a fast power-driven mapping. In ICCD. pages 175-181, 1998. [doi]

Abstract

Abstract is missing.