A High Performance and Full Utilization Hardware Implementation of Floating Point Arithmetic Units - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Chen Yang 0018, Siwei Xiang, Jiaxing Wang, Liyan Liang. A High Performance and Full Utilization Hardware Implementation of Floating Point Arithmetic Units. In 28th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2021, Dubai, United Arab Emirates, November 28 - Dec. 1, 2021. pages 1-4, IEEE, 2021. [doi]

This author has not been identified. Look up 'Chen Yang 0018' in GoogleThis author has not been identified. Look up 'Siwei Xiang' in GoogleThis author has not been identified. Look up 'Jiaxing Wang' in GoogleThis author has not been identified. Look up 'Liyan Liang' in Google

runs on WebDSL