Accelerating Adaptive Parallel Tempering with FPGA-based p-bits

Navid Anjum Aadit, Masoud Mohseni, Kerem Yunus Camsari. Accelerating Adaptive Parallel Tempering with FPGA-based p-bits. In 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Kyoto, Japan, June 11-16, 2023. pages 1-2, IEEE, 2023. [doi]

Authors

Navid Anjum Aadit

This author has not been identified. Look up 'Navid Anjum Aadit' in Google

Masoud Mohseni

This author has not been identified. Look up 'Masoud Mohseni' in Google

Kerem Yunus Camsari

This author has not been identified. Look up 'Kerem Yunus Camsari' in Google