VITA: variation-aware interconnect timing analysis for symmetric and skewed sources of variation considering variational ramp input

Soroush Abbaspour, Hanif Fatemi, Massoud Pedram. VITA: variation-aware interconnect timing analysis for symmetric and skewed sources of variation considering variational ramp input. In John Lach, Gang Qu, Yehea I. Ismail, editors, Proceedings of the 15th ACM Great Lakes Symposium on VLSI 2005, Chicago, Illinois, USA, April 17-19, 2005. pages 426-430, ACM, 2005. [doi]

@inproceedings{AbbaspourFP05,
  title = {VITA: variation-aware interconnect timing analysis for symmetric and skewed sources of variation considering variational ramp input},
  author = {Soroush Abbaspour and Hanif Fatemi and Massoud Pedram},
  year = {2005},
  doi = {10.1145/1057661.1057762},
  url = {http://doi.acm.org/10.1145/1057661.1057762},
  tags = {points-to analysis, analysis, source-to-source, context-aware, open-source},
  researchr = {https://researchr.org/publication/AbbaspourFP05},
  cites = {0},
  citedby = {0},
  pages = {426-430},
  booktitle = {Proceedings of the 15th ACM Great Lakes Symposium on VLSI 2005, Chicago, Illinois, USA, April 17-19, 2005},
  editor = {John Lach and Gang Qu and Yehea I. Ismail},
  publisher = {ACM},
  isbn = {1-59593-057-4},
}