Evaluation of a Low-Power Reconfigurable DSP Architecture

Arthur Abnous, Katsunori Seno, Yuji Ichikawa, Marlene Wan, Jan M. Rabaey. Evaluation of a Low-Power Reconfigurable DSP Architecture. In 12th International Parallel Processing Symposium / 9th Symposium on Parallel and Distributed Processing (IPPS/SPDP 98), March 30 - April 3, 1998, Orlando, Florida, USA, Proceedings. pages 55-60, IEEE Computer Society, 1998.

Authors

Arthur Abnous

This author has not been identified. Look up 'Arthur Abnous' in Google

Katsunori Seno

This author has not been identified. Look up 'Katsunori Seno' in Google

Yuji Ichikawa

This author has not been identified. Look up 'Yuji Ichikawa' in Google

Marlene Wan

This author has not been identified. Look up 'Marlene Wan' in Google

Jan M. Rabaey

This author has not been identified. Look up 'Jan M. Rabaey' in Google