Hardware reduction methodology for 2-dimensional kurtotic fastica based on algorithmic analysis and architectural symmetry

Amit Acharyya, Koushik Maharatna, Bashir M. Al-Hashimi. Hardware reduction methodology for 2-dimensional kurtotic fastica based on algorithmic analysis and architectural symmetry. In Proceedings of the IEEE Workshop on Signal Processing Systems, SiPS 2009, October 7-9, 2009, Tampere, Finland. pages 69-74, IEEE, 2009. [doi]

Authors

Amit Acharyya

This author has not been identified. Look up 'Amit Acharyya' in Google

Koushik Maharatna

This author has not been identified. Look up 'Koushik Maharatna' in Google

Bashir M. Al-Hashimi

This author has not been identified. Look up 'Bashir M. Al-Hashimi' in Google