Efficient implementation of a serial/parallel multiplier for IP based development and rapid prototyping in VLSI digital signal processing

Kostas Adaos, G. Ph. Alexiou, Nikos Kanopoulos. Efficient implementation of a serial/parallel multiplier for IP based development and rapid prototyping in VLSI digital signal processing. In 6th IEEE International Conference on Electronics, Circuits and Systems, ICECS 1999, Pafos, Cyprus, September 5-8, 1999. pages 33-36, IEEE, 1999. [doi]

Authors

Kostas Adaos

This author has not been identified. Look up 'Kostas Adaos' in Google

G. Ph. Alexiou

This author has not been identified. Look up 'G. Ph. Alexiou' in Google

Nikos Kanopoulos

This author has not been identified. Look up 'Nikos Kanopoulos' in Google