Vishwani D. Agrawal. Choice of Tests for Logic Verification and Equivalence Checking. In 13th International Conference on VLSI Design (VLSI Design 2000), 4-7 January 2000, Calcutta, India. pages 306-311, IEEE Computer Society, 2000. [doi]
Abstract is missing.