A 16b 250MS/s IF-sampling pipelined A/D converter with background calibration

Ahmed M. A. Ali, Ahmed Morgan, Christopher Dillon, Greg Patterson, Scott Puckett, Mike Hensley, Russell Stop, Paritosh Bhoraskar, Scott Bardsley, David Lattimore, Jeff Bray, Carroll Speir, Robert Sneed. A 16b 250MS/s IF-sampling pipelined A/D converter with background calibration. In IEEE International Solid-State Circuits Conference, ISSCC 2010, Digest of Technical Papers, San Francisco, CA, USA, 7-11 February, 2010. pages 292-293, IEEE, 2010. [doi]

Authors

Ahmed M. A. Ali

This author has not been identified. Look up 'Ahmed M. A. Ali' in Google

Ahmed Morgan

This author has not been identified. Look up 'Ahmed Morgan' in Google

Christopher Dillon

This author has not been identified. Look up 'Christopher Dillon' in Google

Greg Patterson

This author has not been identified. Look up 'Greg Patterson' in Google

Scott Puckett

This author has not been identified. Look up 'Scott Puckett' in Google

Mike Hensley

This author has not been identified. Look up 'Mike Hensley' in Google

Russell Stop

This author has not been identified. Look up 'Russell Stop' in Google

Paritosh Bhoraskar

This author has not been identified. Look up 'Paritosh Bhoraskar' in Google

Scott Bardsley

This author has not been identified. Look up 'Scott Bardsley' in Google

David Lattimore

This author has not been identified. Look up 'David Lattimore' in Google

Jeff Bray

This author has not been identified. Look up 'Jeff Bray' in Google

Carroll Speir

This author has not been identified. Look up 'Carroll Speir' in Google

Robert Sneed

This author has not been identified. Look up 'Robert Sneed' in Google