A 16b 250MS/s IF-sampling pipelined A/D converter with background calibration

Ahmed M. A. Ali, Ahmed Morgan, Christopher Dillon, Greg Patterson, Scott Puckett, Mike Hensley, Russell Stop, Paritosh Bhoraskar, Scott Bardsley, David Lattimore, Jeff Bray, Carroll Speir, Robert Sneed. A 16b 250MS/s IF-sampling pipelined A/D converter with background calibration. In IEEE International Solid-State Circuits Conference, ISSCC 2010, Digest of Technical Papers, San Francisco, CA, USA, 7-11 February, 2010. pages 292-293, IEEE, 2010. [doi]

@inproceedings{AliMDPPHSBBLBSS10,
  title = {A 16b 250MS/s IF-sampling pipelined A/D converter with background calibration},
  author = {Ahmed M. A. Ali and Ahmed Morgan and Christopher Dillon and Greg Patterson and Scott Puckett and Mike Hensley and Russell Stop and Paritosh Bhoraskar and Scott Bardsley and David Lattimore and Jeff Bray and Carroll Speir and Robert Sneed},
  year = {2010},
  doi = {10.1109/ISSCC.2010.5433923},
  url = {http://dx.doi.org/10.1109/ISSCC.2010.5433923},
  researchr = {https://researchr.org/publication/AliMDPPHSBBLBSS10},
  cites = {0},
  citedby = {0},
  pages = {292-293},
  booktitle = {IEEE International Solid-State Circuits Conference, ISSCC 2010, Digest of Technical Papers, San Francisco, CA, USA, 7-11 February, 2010},
  publisher = {IEEE},
  isbn = {978-1-4244-6033-5},
}