Parallel Path Delay Fault Simulation for Multi/Many-Core Processors with SIMD Units

Yussuf Ali, Yuta Yamato, Tomokazu Yoneda, Kazumi Hatayama, Michiko Inoue. Parallel Path Delay Fault Simulation for Multi/Many-Core Processors with SIMD Units. In 23rd IEEE Asian Test Symposium, ATS 2014, Hangzhou, China, November 16-19, 2014. pages 292-297, IEEE Computer Society, 2014. [doi]

Authors

Yussuf Ali

This author has not been identified. Look up 'Yussuf Ali' in Google

Yuta Yamato

This author has not been identified. Look up 'Yuta Yamato' in Google

Tomokazu Yoneda

This author has not been identified. Look up 'Tomokazu Yoneda' in Google

Kazumi Hatayama

This author has not been identified. Look up 'Kazumi Hatayama' in Google

Michiko Inoue

This author has not been identified. Look up 'Michiko Inoue' in Google