Massimo Alioto, Gaetano Palumbo. Impact of Supply Voltage Variations on Full Adder Delay: Analysis and Comparison. IEEE Trans. VLSI Syst., 14(12):1322-1335, 2006. [doi]
No references recorded for this publication.
No citations of this publication recorded.