- Thinh Hung Pham, Phong Tran, Siew Kei Lam. High-Throughput and Area-Optimized Architecture for rBRIEF Feature Extraction. IEEE Trans. VLSI Syst., 27(4):747-756, 2019.
- Jai-Ming Lin, You-Lun Deng, Szu-Ting Li, Bo-Heng Yu, Li-Yen Chang, Te-Wei Peng. Regularity-Aware Routability-Driven Macro Placement Methodology for Mixed-Size Circuits With Obstacles. IEEE Trans. VLSI Syst., 27(1):57-68, 2019.
- Chih-Wen Lu, Ping-Yeh Yin, Mu-Yong Lin. A 10-bit Two-Stage R-DAC With Isolating Source Followers for TFT-LCD and AMOLED Column-Driver ICs. IEEE Trans. VLSI Syst., 27(2):326-336, 2019.
- Massimo Alioto, Magdy S. Abadir, Tughrul Arslan, Chirn Chye Boon, Andreas Burg, Chip-Hong Chang, Meng-Fan Chang, Yao-Wen Chang, Poki Chen, Pasquale Corsonello, Paolo Crovetti, Shiro Dosho, Rolf Drechsler, Ibrahim Abe M. Elfadel, Ruonan Han 0001, Masanori Hashimoto, Chun-Huat Heng, Deukhyoun Heo, Tsung-Yi Ho, Houman Homayoun, Yuh-Shyan Hwang, Ajay Joshi, Rajiv V. Joshi, Tanay Karnik, Chulwoo Kim, Tae-Hyoung Kim, Jaydeep Kulkarni, Volkan Kursun, Yoonmyung Lee, Hai Helen Li, Huawei Li, Prabhat Mishra, Baker Mohammad, Mehran Mozaffari Kermani, Makoto Nagata, Koji Nii, Partha Pratim Pande, Bipul C. Paul, Vasilis F. Pavlidis, José Pineda de Gyvez, Ioannis Savidis, Patrick Schaumont, Fabio Sebastiano, Anirban Sengupta, Mingoo Seok, Mircea R. Stan, Mark M. Tehranipoor, Aida Todri-Sanial, Marian Verhelst, Valerio Vignoli, Xiaoqing Wen, Jiang Xu 0001, Wei Zhang 0012, Zhengya Zhang, Jun Zhou, Mark Zwolinski, Stacey Weber. Editorial TVLSI Positioning - Continuing and Accelerating an Upward Trajectory. IEEE Trans. VLSI Syst., 27(2):253-280, 2019.
- Xuan Dong 0003, Lihong Zhang. EA-Based LDE-Aware Fast Analog Layout Retargeting With Device Abstraction. IEEE Trans. VLSI Syst., 27(4):854-863, 2019.
- Heikki Kultala, Timo Viitanen, Heikki Berg, Pekka Jääskeläinen, Joonas Multanen, Mikko Kokkonen, Kalle Raiskila, Tommi Zetterman, Jarmo Takala. LordCore: Energy-Efficient OpenCL-Programmable Software-Defined Radio Coprocessor. IEEE Trans. VLSI Syst., 27(5):1029-1042, 2019.
- P. R. Chithira, Vinita Vasudevan. Potential Critical Path Selection Based on a Time-Varying Statistical Timing Analysis Framework. IEEE Trans. VLSI Syst., 27(6):1438-1449, 2019.
- Dina M. Ellaithy, Magdy A. El-Moursy, Amal Zaki, Abdelhalim Zekry. Dual-Channel Multiplier for Piecewise-Polynomial Function Evaluation for Low-Power 3-D Graphics. IEEE Trans. VLSI Syst., 27(4):790-798, 2019.
- Panagiotis Chaourani, Saul Rodriguez, Per-Erik Hellstrom, Ana Rusu. Inductors in a Monolithic 3-D Process: Performance Analysis and Design Guidelines. IEEE Trans. VLSI Syst., 27(2):468-480, 2019.
- Panni Wang, Feng Xu, Bo Wang, Bin Gao, Huaqiang Wu, He Qian, Shimeng Yu. Three-Dimensional nand Flash for Vector-Matrix Multiplication. IEEE Trans. VLSI Syst., 27(4):988-991, 2019.