Low latency and high accuracy archtectures of cordic algorithm for cosine calculation on FPGA - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Gadgil Amruta, Parthe Yogita, Pathak Puja, P. V. Sriniwas Shastry. Low latency and high accuracy archtectures of cordic algorithm for cosine calculation on FPGA. In 15th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2008, St. Julien's, Malta, August 31 2008-September 3, 2008. pages 478-481, IEEE, 2008. [doi]

This author has not been identified. Look up 'Gadgil Amruta' in GoogleThis author has not been identified. Look up 'Parthe Yogita' in GoogleThis author has not been identified. Look up 'Pathak Puja' in GoogleThis author has not been identified. Look up 'P. V. Sriniwas Shastry' in Google

runs on WebDSL