Theodoros Antonakopoulos, Nick Kanopoulos. Multiple boundary scan-paths for minimizing circuit-board test-application time. Journal of Systems Architecture, 40(6):377-386, 1994. [doi]
No references recorded for this publication.
No citations of this publication recorded.