FPGA Redundancy Configurations: An Automated Design Space Exploration

Jahanzeb Anwer, Marco Platzner, Sebastian Meisner. FPGA Redundancy Configurations: An Automated Design Space Exploration. In 2014 IEEE International Parallel & Distributed Processing Symposium Workshops, Phoenix, AZ, USA, May 19-23, 2014. pages 275-280, IEEE, 2014. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.