Reliability improvement of logic and clock paths in power-efficient designs

Senthil Arasu, Mehrdad Nourani, Vijay Reddy, John M. Carulli Jr., Gautam Kapila, Min Chen. Reliability improvement of logic and clock paths in power-efficient designs. JETC, 10(1):3, 2014. [doi]

Abstract

Abstract is missing.