A low-power reduced swing global clocking methodology

Farhad H. A. Asgari, Manoj Sachdev. A low-power reduced swing global clocking methodology. IEEE Trans. VLSI Syst., 12(5):538-545, 2004.

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.