A scheduler synthesis methodology for joint SW/HW design exploration of SoC

Ismail Assayad, Sergio Yovine. A scheduler synthesis methodology for joint SW/HW design exploration of SoC. Design Autom. for Emb. Sys., 14(2):75-103, 2010. [doi]

Authors

Ismail Assayad

This author has not been identified. Look up 'Ismail Assayad' in Google

Sergio Yovine

This author has not been identified. Look up 'Sergio Yovine' in Google